

Triconex Corporation

15091 Bake Parkway Irvine, California 92618 United States of America

Telephone +1 949 699 2100 Facsimile +1 949 768 6601 http://www.triconex.com

November 15, 2000

Document Control Desk United States Nuclear Regulatory Commission Washington, DC 20555

- Subject: Nuclear 1E Qualification of the TRICON TMR Programmable Logic Controller (PLC) – Revised Project Proprietary Documents
- Reference: 1. Letter, T. Martel (Triconex) to NRC, September 29, 2000, subject; Nuclear Qualification of the TRICON TMR PLC – Additional Project Qualification Document Submittals
 - 2. Project Number 709

Gentlemen:

In the referenced letter, Triconex submitted 3 proprietary documents for the NRC's review in connection with our TRICON 1E Qualification Project, as listed below. These documents were accompanied by a request for withholding from public disclosure per 10CFR2.790 and the required affidavit.

1.	Reliability/Availability Study	7286-531	Rev 0
2.	Certificate of Conformance	7286-542	Rev 0
3.	Master Configuration List	7286-540	Rev 22

Non-proprietary versions of these documents were not provided at the time. Also, the proprietary portions of these documents were not specifically identified as requested by the staff. To resolve these documentation concerns, we are enclosing revised copies of the documents listed above, marked up as requested to show areas of proprietary information (please note that content has not changed). Also provided are non-proprietary versions of these documents for the public record with proprietary areas deleted.

These enclosed documents replace and supersede earlier versions provided. As indicated in the September 29, 2000 letter, the enclosed documents are considered proprietary where so marked and should be withheld from public disclosure per 10CFR2.790. The affidavit provided in the September 29, 2000 letter still applies to these documents.

D060 invensvs

An Invensys company

Page 2

If you have any questions regarding the enclosed documents, please contact me at (281) 360-6401 or Mr. Michael Phillips at (949) 699-2111.

Sincerely,

May Martel P.E.

J. Troy Martel, P. E. Triconex Nuclear Qualification Project Director

Enclosures

cc: L. Raynard Wharton, NRC (w/o attachments) P. Loeser, NRC (w/o attachments)

TRICONEX DOCUMENTS

NON-PROPRIETARY VERSIONS

1.	Reliability/Availability Study	7286-531	Rev 0
2.	Certificate of Conformance	7286-542	Rev 0
3.	Master Configuration List	7286-540	Rev 22

TRICONEX

Project:	NUCLEAR QUALIFICATION OF TRICON PLC SYSTEM
Purchase Order No.:	ST - 401734
Project Sales Order:	7286
RELI	ABILITY/AVAILABILITY STUDY FOR TRICON PLC CONTROLLER
	Document No.: 7286-531
	Revision 0
	January 14, 2000
	NON-PROPRIETARY MARKUP VERSION - Areas of proprietary information blanked. - Adjacent letter (a, b, c, d, e, f) corresponds to Triconex proprietary policy categories (ref. 7/17/00 letter to NRC, Affidavit, section 5).

ſ	Name	Signature	Title
Author	Craig Swanner	1.31	Project Engineer
Autior.	Mitchell Albers	no Illi	Project Manager
Approvais:	Whichen Albers	Then ac	Triconex Project Director
	I roy Martei	Roy Colarles	Director, Product Assurance
	Aad Faber	1 to Har	Directory 120 date



Document:	7286-531	Title:	Reliability/Ava	ilability Study for Tri	con PLC Controller	
Revision:	0	Page:	2 of 3	Date:	01/14/00	

Document	Change His	story	
Revision	Date	Change	Author
0	01/14/00	Initial issue.	Craig Swanner



Document:	7286-531	Title:	Reliability/Availability	Study for Tricon I	PLC Controller
Revision:	0	Page:	3 of 3	Date:	01/14/00

SEE ATTACHED

MPR ASSOCIATES CALCULATION

No. 426-001-CBS-01, Revision 1

Pages: 1 through 27 A-1 through A-2 B-1 through B-7 C-1 through C-5

	PR		MPR A 320 Kir Alexan	ssociate 1g Stree dria, VA	es, inc. t 22314
		CALCULATION TI	TLE PAGE		
Client Trice	onex Corp	oration		-	Page 1 of 27 - Appendices
Project Trice	on PLC Qu	alification		42	Task No. 26-9901-001-0
Title Reli	ability Stuc	ly for Tricon PLC Controller		C 42	alculation No. 26-001-CBS-01
Preparer/Dat	e	Checker/Date	Reviewer/Approver I	Date	Rev. No.
Nom B ferras		Andre War 10-8-99 -	Ding Coffeerell 10-12-1999		0
Nan Bourn	~~~~	And Wg 1/10/00 J	DuiftHurl 1/10/00		1
This document has b	een prepar	QUALITY ASSURANCE	E DOCUMENT	y Assura	nce requirements

	MPR		MPR Associat 320 King Stree Alexandria, VA	es, Inc. et A 22314
	Calculation No. / Proported By Checked By			
Calcul 426-00	ation No. 1-CBS-01	Prepared By	Checked By A Wary	Page 2
Revision		Des	cription	
0	Initial Issue			
1	Revised to ad the right mar,	ldress minor comments from gin. Only page 25 is affected.	Triconex. Revisions are indic	cated by a bar in

		MPR Associat 320 King Stree Alexandria, VA	es, Inc. et \ 22314
Calculation No. 426-001-CBS-01	A Prepared By	Checked By	Page 3
		0	

PURPOSE

The purpose of this calculation is to document a reliability/availability study of the Tricon PLC controller for use in nuclear safety-related applications. The reliability study is performed to meet the requirements of Section 4.2.3 of Reference 1.

2. RESULTS

A Tricon TMR PLC using a combination of modules specified in Reference 1 is analyzed for reliability and availability using a Markov model of the system. For a one year periodic test interval, the mean time to failure due to a spurious trip (MTTF) is 231.4 years resulting in an overall availability of 99.9988%. For the same test interval, the average probability of failure on demand (PFDavg) is 4.686×10^{-5} resulting in a safety availability of 99.9953%. Detailed results for different periodic test intervals are presented in Tables 4-2 and 4-3. Both the overall and the safety availabilities determined for the Tricon TMR PLC are greater than the recommended goal of 99% per Reference 1.

Appendix C examines the reliability of the Tricon TMR PLC for a two week period in a post accident environment. In the post accident period, the overall availability is 99.7121%, and the safety availability is 99.9377%. As before, both of these results exceed the recommended goal of 99% stated in Reference 1.

XMPR		MPR Associa 320 King Str Alexandria, V	ates, Inc. eet /A 22314
Calculation No. 426-001-CBS-01	Prepared By	Checked By A Warry	Page 4
3. APPROACH		Q	

The Tricon TMR PLC is a programmable logic controller that can accept input signals, make appropriate decisions with a main processor, and send output signals. The input and output signals can be analog or discrete digital. The PLC is modular, meaning that each of the functions are performed by various types of cards which are plugged into the main chassis of the system. Consequently, one Tricon TMR PLC can have any number of configurations. Each module of the Tricon TMR PLC has at least 3-2-0 redundancy meaning that one channel can be lost and the module still functions properly.

The Tricon TMR PLC can be used to replace analog reactor protection or engineered safety features actuation systems in nuclear power plants. The input modules can accept input from current plant wiring, the main processor would replace the current analog and discrete logic circuits, and the output modules can generate signals comparable to the current relays. Because these systems are critical to the safe operation of the reactor, the replacement digital PLC must have a high degree of reliability and availability.

EPRI TR-107330 (Reference 1) has been written to specify generic requirements for qualifying PLCs for safety-related applications in nuclear plants. This calculation addresses the requirements specified in Section 4.2.3 of Reference 1 regarding the reliability and availability requirements for PLCs.

For all nuclear plant applications, one Tricon TMR PLC is used for each channel of a safety system. Losing two redundant legs inside the triple redundant Tricon does not necessarily lead to a system failure. Therefore, the reliability evaluations performed in this calculation assuming the Tricon TMR PLC only has 3-2-0 redundancy are very conservative for the actual applications in nuclear plant safety systems. It should also be noted that this calculation does not address software common cause failures.

3.1 System Configuration Analyzed

Per Section 4.2.3.2 of Reference 1, the system in the following table is representative of the full range of components of the PLC. The Tricon TMR PLC module used to comply with the EPRI guidelines is also shown in the table. For cases where more than one type of Tricon module meets the EPRI component type, the Tricon module with the highest failure rate is chosen for evaluation.

	2	MPR Associates, Inc. 320 King Street Alexandria, VA 22314	
Calculation No. 426-001-CBS-01	Prepared By	Checked By Wang	Page 5
	Table 3-1. Tricon M	Aodules	
EPRI Section	Component Type	Range of Tricon Modules	6
4.2.3.2.A	3 Discrete Input Modules	3501E, 3502E, 3503E, 350 3505E, 3510 (pulse input))4E,
4.2.3.2.B	2 Analog Input Modules	3700A, 3701, 3703E, 3704 3708E	E, 3706A
4.2.3.2.C 1 Analog Output Module		3805E	
4.2.3.2.D	3 Discrete Output Modules	3601E, 3603E, 3604E, 3607E, 3611E, 3623, 3624	
	1 Relay Output Module	Not included in Tricon TMR for safety applications	
4.2.3.2.E	1 High-level Language Module	Included in main process	or
4.2.3.2.F	Support Module	(Note 1)	
4.2.3.2.G	Ancillary Devices	Not required for Tricon 7	MR
4.2.3.2.H	Main Processor (3 required)	3006	
4.2.3.2.I	Power Supply	8310, 8311, 8312	
4.2.3.2.J	Chassis	Included in power supply	
4.2.3.2.K	Interconnect Devices	Not required for Tricon 7	ſMR
4.2.3.2.L	Modules necessary for redundancy	Not required for Tricon 7	ſMR
4.2.3.2.M	Ringback signals	Included in Input/Output	Modules

Notes:

1. Support modules are not necessary for normal operation of the Tricon TMR. A communication module is required to reconfigure the system.

MPR	MPR Associa 320 King Stre Alexandria, V	tes, Inc. et A 22314
Calculation No. 426-001-CBS-01	Checked By A Worg	Page 6

3.2 Markov Model for Safe Failures

Both the availability and the safety availability can be determined from a Markov model of the Tricon TMR PLC in the configuration described above. A Markov model uses a state diagram of various failure states of the system. From this model, the probability to be in any one state at a given time can be predicted. Using the combined probabilities of various failed states the mean time to failure due to a spurious trip (MTTF) and the probability of failure on demand (PFD) can be calculated for the system. These quantities are directly related to the availability and the safety availability.

Failures can be generally classified into two categories: safe and dangerous. Safe failures are failures that result in the safety system failing into a safe configuration. For example, most safety systems including the Tricon TMR are designed to actuate upon complete failure of both power supplies. Dangerous failures are failures that result in the system failing to perform its intended safety function. Each category of failure can be further classifed into detected and undetected failures. Detected failures can be repaired on-line. Undetected failures are only detected and repaired during off-line periodic testing.

3.2.1 Model Description for Safe Failures. The Markov model for a safe spurious trip is shown in Figure 3-1. Note that this figure is developed using the methodology described in Reference 5.

The Tricon TMR is a fail safe PLC with triplicated inputs (3-2-0), triple redundant main processor with communication, and a quad output voter. As required by Reference 1, the Markov model includes the main processor, a digital input module, an analog input module, a digital output module, and an analog output module. Along with each input/output microprocessor, the Markov model includes each input/output circuit. Also included is the dual power supply.

The first state in the Markov model is the system operating normally with no failures. The intermediate states are when one channel of the various modules fail. The last state is when a second failure causes the system to trip spuriously. The probability of moving from one state to another (i.e., probability of failure or repair) are shown by the arrows. Note that constant failure and repair rates are assumed. Also time steps are assumed to be short so that the probability function can be estimated as shown below:

 $P(t) = 1 - e^{-\lambda t} \approx \lambda t$

Each intermediate failure state is described below. All equations and transition coefficients are taken from the fail safe Markov model for a triplicated PLC with a quad output voter developed in Draft 12 of ISA SP.84.02 (see Reference 5).

XMPR		MPR Associate 320 King Stree Alexandria, VA	es, Inc. et 22314
Calculation No. 426-001-CBS-01	Prepared By		Page 7
States 2 and 3_ Diai	tal Input		

Each digital input model is triplicated with 3-2-0 capability. Each module consists of three triplicated legs. State 2 is the failure of one of the digital input microprocessor modules. State 3 is the failure of one of the digital input circuits to an input module. The transitions from the initial state to the intermediate states representing an initial failure of one of three input micro processors or input circuits are given by:

$$\begin{array}{rcl} k_{1,2} & = & 3 n_d \lambda^s_{ipd} \\ k_{1,3} & = & 3 n_d n_{icd} \lambda^s_{icd} \end{array}$$

The transitions from the intermediate state to the initial state representing the repair of the initial failure are given by:

 $\begin{array}{rcl} \mathbf{k}_{2,1} &=& \mu_{\mathrm{ipd}} \\ \mathbf{k}_{3,1} &=& \mu_{\mathrm{icd}} \end{array}$

The transitions from the intermediate state to a spurious trip representing a failure in one of the two remaining input channels or main processors are given by:

$$\begin{aligned} \mathbf{k}_{2,12} &= & 2\left(\lambda^{s}_{mp} + \lambda^{s}_{ipd} + \mathbf{n}_{icd}\lambda^{s}_{icd}\right) \\ \mathbf{k}_{3,12} &= & 2\left(\lambda^{s}_{mp} + \lambda^{s}_{ipd} + \lambda^{s}_{icd}\right) \end{aligned}$$

k _{i.i}	=	Probability of transition from the i th to the j th state
n _d	=	Number of digital input modules
n _{icd}	=	Number of input circuits for each digital input module
λ_{ind}^{S}	=	Safe failure rate for digital input microprocessor
λ_{icd}^{s}	=	Safe failure rate for digital input circuits
$\lambda^{s_{mp}}$	=	Safe failure rate for main processor
μ_{ind}	=	Effective repair rate of digital input microprocessor
$\mu_{\rm icd}$	=	Effective repair rate of digital input circuit

MMPR		MPR Associa 320 King Stro Alexandria, V	ates, Inc. eet /A 22314
Calculation No. 426-001-CBS-01	Prepared By	Checked By	Page 8

States 4 and 5— Analog Input

Each analog input model is triplicated with 3-2-0 capability. Each module consists of three triplicated legs. State 4 is the failure of one of the analog input microprocessor modules. State 5 is the failure of one of the analog input circuits to an input module. The transitions from the initial state to the intermediate states representing an initial failure of one of three input micro processors or input circuits are given by:

$$\begin{array}{rcl} k_{1,4} & = & 3 \ n_a \ \lambda^S{}_{ipa} \\ k_{1,5} & = & 3 \ n_a \ n_{ica} \ \lambda^S{}_{ica} \end{array}$$

The transitions from the intermediate state to the initial state representing the repair of the initial failure are given by:

$$\begin{array}{rcl} \mathbf{k}_{4,1} & = & \mu_{\mathrm{ipa}} \\ \mathbf{k}_{5,1} & = & \mu_{\mathrm{ica}} \end{array}$$

The transitions from the intermediate state to a spurious trip representing a failure in one of the two remaining input channels or main processors are given by:

$$\begin{array}{ll} \mathbf{k}_{4,12} & = & 2\left(\lambda_{\mathrm{mp}}^{\mathrm{S}} + \lambda_{\mathrm{ipa}}^{\mathrm{S}} + \mathbf{n}_{\mathrm{ica}}\lambda_{\mathrm{ica}}^{\mathrm{S}}\right) \\ \mathbf{k}_{5,12} & = & 2\left(\lambda_{\mathrm{mp}}^{\mathrm{S}} + \lambda_{\mathrm{ipa}}^{\mathrm{S}} + \lambda_{\mathrm{ica}}^{\mathrm{S}}\right) \end{array}$$

n _a	=	Number of analog input modules
n _{ica}	=	Number of input circuits for each analog input module
λ_{ipa}^{S}	=	Safe failure rate for analog input microprocessor
$\lambda_{ica}^{S_{ica}}$	=	Safe failure rate for analog input circuits
μ_{ina}	=	Effective repair rate of analog input microprocessor
μ_{ica}	=	Effective repair rate of analog input circuit

MMPR		MPR Associate 320 King Stree Alexandria, VA	es, Inc. t 22314
Calculation No. 426-001-CBS-01	Prepared By	Checked By A Work	Page 9

States 6 and 7- Digital Output

Each digital output module has a triplicated output processor with a quad voter output circuit. State 6 is the failure of one of the inputs into the digital output microprocessor modules. State 7 is the failure of one of the digital output circuits. The transitions from the initial state to the intermediate states are given by:

$$\begin{array}{rcl} k_{1,6} & = & 3 \ m_d \ \lambda^s_{opd} \\ k_{1,7} & = & 4 \ m_d \ n_{ocd} \ \lambda^s_{ocd} \end{array}$$

The transitions from the intermediate state to the initial state representing the repair of the initial failure are given by:

The transitions from the intermediate state to a spurious trip representing a failure in one of the two remaining input channels or main processors are given by:

$$\begin{array}{ll} \mathbf{k}_{6,12} & = & 2\left(\lambda^{s}_{mp} + \lambda^{s}_{opd}\right) + \left(5/3\right) n_{ocd} \lambda^{s}_{ocd} \\ \mathbf{k}_{7,12} & = & \left(5/4\right) \left(\lambda^{s}_{mp} + \lambda^{s}_{opd}\right) + \lambda^{s}_{ocd} \end{array}$$

m _d	=	Number of digital output modules
n _{ocd}	=	Number of output circuits for each digital output module
λ ^Š	=	Safe failure rate for digital output microprocessor
$\lambda^{s_{oct}}$	=	Safe failure rate for digital output circuits
μ_{opd}	=	Effective repair rate of digital output microprocessor
μ_{ocd}	=	Effective repair rate of digital output circuit

MMPR	320 King Street Alexandria, VA 22314
Calculation No. Propared By 426-001-CBS-01	Checked By A W-7 Page

Per Reference 8, each analog output module is triplicated for 3-2-1-0 capability meaning the triplicated input from the main processor requires three faults before a failure condition is reached. Since the probability of failure for the module is third order $(\sim \lambda^3)$, its effect on the mean time to failure can be neglected. The transitions are:

k _{1.8}	=	0
k _{1.9}	=	0
k _{8.12}	=	0
k _{9,12}	=	0

The transitions from the intermediate state to the initial state representing the repair of the initial failure is given by:

$$\begin{array}{rcl} \mathbf{k}_{8,1} & = & \boldsymbol{\mu}_{\mathrm{opa}} \\ \mathbf{k}_{9,1} & = & \boldsymbol{\mu}_{\mathrm{oca}} \end{array}$$

Where:

μ_{opa}	=	Effective repair rate of analog output microprocessor
μ_{oca}	=	Effective repair rate of analog output circuit

State 10-Main Processor

There are triple redundant main processors. State 10 is the failure of one of the three main processors. The transition from the initial state to the intermediate state is given by:

$$k_{1,10} = 3 \lambda^{S}_{mp}$$

The transition from the intermediate state to the initial state representing the repair of the initial failure is given by:

$$k_{10,1} = \mu_{mp}$$

The transition from the intermediate state to a spurious trip representing a failure of any one of the circuits in the other two channels is:

$$k_{10,12} = 2 \left(\lambda_{ipd}^{S} + n_{d} \lambda_{ipd}^{S} + n_{d} n_{icd} \lambda_{icd}^{S} + n_{a} \lambda_{ipa}^{S} + n_{a} n_{ica} \lambda_{ica}^{S} + m_{d} \lambda_{opd}^{S} + m_{d} n_{ocd} \lambda_{ocd}^{S}\right)$$

XMPR	MPR Associates 320 King Street Alexandria, VA	, Inc. 22314
Calculation No. Prepared By 426-001-CBS-01	Checked By	Page 11
Where: $\mu_{max} = Effective repair rate of main$	n processor	

State 11— Power Supply

State 11 is the failure of one of the dual power supplies in a channel. The transition from the initial state to the intermediate state is given by:

 $k_{1,11} = 2 l \lambda^{S}_{ps}$

The transition from the intermediate state to the initial state representing the repair of the initial failure is given by:

$$\mathbf{k}_{11,1} = \boldsymbol{\mu}_{ps}$$

The transition from the intermediate state to a spurious trip representing failure of the remaining power supply in the channel is given by:

$$k_{11,12} = \lambda^{S}_{ps}$$

Where:

l	=	Number of power supplies per channel
λ^{S}_{ps}	=	Safe failure rate for power supply
μ_{ps}	=	Effective repair rate of power supply

Effects of Common Cause Failures

The effects of dual or triple mode failure is modeled directly as a transition from the initial state to the spurious trip state. The common cause failure includes two factors. The first factor (p_3) is for the chance of the remaining two channels failing after the first channel fails. Three safe failures or three dangerous detected failures of any channel would cause a spurious trip. The second factor (p_2) is for the chance of a second channel failing after the first fails. Two safe undetected failures could cause a spurious trip. Since no clear software model exists, the software contribution to common cause failure is not modeled or included. The common cause failure transition is given by:





MPR		MPR Associat 320 King Stree Alexandria, VA	es, Inc. et \ 22314
Calculation No. 426-001-CBS-01	Prepared By	Checked By A Wong	Page 14
Where:			
μ =	Effective repair rate		

The effective repair rate can be determined by equating the MTTF for each model. After algebraic manipulation, the MTTF's can be shown to be equal if:

 $1/(\mu + \theta) = C^{S}/(\mu_{ot} + \theta) + (1 - C^{S})/(\mu_{pt} + \theta)$

Solving for the effective repair rate yields:

 $\mu = [(1 - C^{S}) \theta \mu_{pt} + C^{S} \theta \mu_{ot} + \mu_{pt} \mu_{ot}] / [C^{S} \mu_{pt} + (1 - C^{S}) \mu_{ot} + \theta]$

The MTTF can be determined from the Markov model by integrating the probability for the time that the system is in a non-failed states. States 1 through 11 are the non-failed states. Therefore, the MTTF is:

$$MTTF = \int_{0}^{\infty} \left[\sum_{i=1}^{11} P_{i}(t)\right] dt$$

Where:

 $P_i(t)$ = Probability to be in the ith state at time t

A closed form solution to this model exists. From Reference 5, the MTTF is given below. Note that this solution has been verified using alternative techniques outlined in Reference 4.

$$MTTF = \frac{1 + \sum_{i=2}^{11} \frac{\lambda_i}{\mu_i + \theta_i}}{\sum_{i=2}^{11} \frac{\lambda_i \theta_i}{\mu_i + \theta_i} + \lambda_{12}}$$

Making the following assignments:

 $\lambda_i = Failure rate from the initial state to the ith intermediate state <math>\lambda_i = k_{1,i}$

	PR	-	MPR Associa 320 King Stre Alexandria, V	ites, Inc. eet 'A 22314
Calculation 426-001-CBS	No. 5-01	Prepared By	Checked By A Way	Page 15
$egin{array}{c} heta_{i} \ heta_{i} \ \mu_{i} \ \mu_{i} \end{array}$	=	Failure rate from the i th internet $k_{i,12}$ Repair rate from the i th internet $k_{i,1}$	mediate state to a spurious tr mediate state to the initial sta	ip ite

The availability is defined as the ratio of system up-time to total time. The availability is given by:

A = [MTTF / (MTTF + MTTR)] (100%)

Where:

A =	System availability
MTTF= -	Mean time to failure
MTTR=	Mean time to repair

3.3 Fail-to-Function Markov Model

3.3.1 Model Description. The fail-to-function Markov model is shown in Figure 3-2. Note that this figure is developed using the methodology described in Reference 5. The Tricon PLC is a fail safe PLC with triplicated inputs (3-2-0), triple redundant main processor with communication, and a quad output voter. As required by Reference 1, the Markov model includes the main processor, a digital input module, an analog input module, a digital output module, and an analog output module. Along with each input/output microprocessor, the Markov model includes each input/output circuit. Also included is the dual power supply.

The first state in the Markov model is the system operating normally with no failures. The system fails to function only after two of the three channels have dangerous undetected failures. The intermediate states occur after one dangerous undetected failure and after a subsequent dangerous detected failure. The probability of moving from one state to another (i.e., probability of failure or repair) are shown by the arrows. Constant failure and repair rates are assumed. The first dangerous detected failure is not modeled because the repair rate is significantly greater than the chance of a second undetected failure occurring while the system is in that state.

Each intermediate failure state are described below. All equations and transition coefficients are taken from the fail to function Markov model for a triplicated PLC with a quad output voter developed in Draft 12 of ISA SP.84.02 (see Reference 5).

MMPR		MPR Associa 320 King Str Alexandria, N	ates, Inc. eet /A 22314
Calculation No. 426-001-CBS-01	Prepared By	Checked By	Page 16

States 2, 3, 11, and 12-Digital Input

Each digital input model is internally triplicated with 3-2-0 capability. State 2 is the first dangerous undetected failure of a digital input microprocessor module, and state 3 is the first dangerous undetected failure of a digital input circuit to an input module. States 11 and 12 are the corresponding states after a second dangerous-detected failure occurs. The transitions from the initial state to the intermediate states representing the initial failure of one of three input microprocessors or input circuits are given by:

The transitions from the first failed state to the intermediate state for a detected failure and its subsequent repair are given by:

The transitions from the first dangerous failure to the system failing to function are given by:

$$\begin{array}{lll} \mathbf{k}_{2,20} & = & 2\left(\lambda^{\mathrm{DU}}_{\mathrm{mp}} + \lambda^{\mathrm{DU}}_{\mathrm{ipd}} + \mathbf{n}_{\mathrm{icd}}\lambda^{\mathrm{DU}}_{\mathrm{icd}}\right) \\ \mathbf{k}_{3,20} & = & 2\left(\lambda^{\mathrm{DU}}_{\mathrm{mp}} + \lambda^{\mathrm{DU}}_{\mathrm{ipd}} + \lambda^{\mathrm{DU}}_{\mathrm{icd}}\right) \end{array}$$

k _{i.i}	=	Probability of transition from the i th to the j th state
λ^{DU}_{ipd}	=	Dangerous undetected failure rate of digital input microprocessor
$\lambda^{DD_{ind}}$	=	Dangerous detected failure rate of digital input microprocessor
$\lambda^{DU_{icd}}$	=	Dangerous undetected failure rate of digital input circuit
λ^{DD}_{icd}	=	Dangerous detected failure rate of digital input circuit
λ^{DU}_{mp}	=	Dangerous undetected failure rate of main processor
$\lambda^{DD_{mp}}$	=	Dangerous detected failure rate of main processor
μ_{ot}	=	Repair rate when detected due to on-line testing

	MP	PR		MPR Associ 320 King Str Alexandria, V	ates, Inc. eet /A 22314
Calculat 426-001	tion No -CBS-0). 1	Prepared By	Checked By	Page 17
States 4,	5, 13,	and 14	- Analog Input	U	
Each ar dangero first dan and 14 transitio one of t	nalog i ous un ngerou are the ons fro hree i	nput m detecte is unde e corres om the i nput m	odel is internally triplicated wi d failure of an analog input mi tected failure of an analog inpu ponding states after a second initial state to the intermediate icroprocessors or input circuits	th 3-2-0 capability. State 4 croprocessor module, and s ut circuit to an input modul dangerous detected failure states representing the init are given by:	is the first state 5 is the e. States 13 occurs. The ial failure of
]	С _{1,4}	=	$3 n_a \lambda^{DU}_{ipa}$		
I	K _{1,5}	=	$\mathcal{J} \prod_{a} \prod_{icd} \mathcal{A}_{ica}$		
The tra its subs	nsitior equen	ns from t repair	the first failed state to the interact are given by:	ermediate state for a detect	ed failure and
]	K _{4,13} K _{5,14} K _{13,4}	-	$2 \left(\lambda^{DD}_{mp} + \lambda^{DD}_{ipa} + n_{icd} \lambda^{DD}_{ica}\right)$ $2 \left(\lambda^{DD}_{mp} + \lambda^{DD}_{ipa} + \lambda^{DD}_{ica}\right)$ μ_{ot}		
The tra	∿14,5 nsiti01	– ns from	μ_{ot} the first dangerous failure to t	he system failing to functio	n are given
]]	k _{4,20} k _{5,20}	=	$2 \left(\lambda_{mp}^{DU} + \lambda_{ipa}^{DU} + n_{ica} \lambda_{ipa}^{DU} \right)$ $2 \left(\lambda_{mp}^{DU} + \lambda_{ipa}^{DU} + \lambda_{ica}^{DU} \right)$		
Where:					
	$egin{array}{c} \mathbf{k}_{\mathrm{i},\mathrm{j}} & \ \lambda^{\mathrm{DU}} & \ \mathbf{p}_{\mathrm{i}} & \ \lambda^{\mathrm{DD}} & \ \mathbf{p}_{\mathrm{i}} & \ \lambda^{\mathrm{DU}} & \ \mathbf{z}_{\mathrm{i}} &$		Probability of transition from Dangerous undetected failure Dangerous detected failure ra Dangerous undetected failure Dangerous detected failure ra	the i th to the j th state e rate of analog input micro ate of analog input micropro e rate of analog input circui ate of analog input circuit	processor ocessor t

Calculation No. 426-001-CBS-01			MPR Associa 320 King Str Alexandria, V	ates, Inc. eet /A 22314
1 minung a vor	Calculation No. 426-001-CBS-01	Prepared By	Checked By	Page 18

States 6, 7, 14, and 15- Digital Output

Each digital output module has a triplicated output processor with a quad voter output circuit. State 6 is the first dangerous undetected failure of a digital output microprocessor module, and state 7 is the first dangerous undetected failure of a digital output circuit from an output module. States 14 and 15 are the corresponding states after a second dangerous detected failure occurs. The transitions from the initial state to the intermediate states representing the initial failure of one of three output microprocessors or output circuits are given by:

$$\begin{array}{rcl} k_{1,6} & = & 3 \ m_d \ \lambda^{DU}{}_{opd} \\ k_{1,7} & = & 4 \ m_d \ n_{ocd} \ \lambda^{DU}{}_{ocd} \end{array}$$

- The transitions from the first failed state to the intermediate state for a detected failure and its subsequent repair are given by:

k _{6.14}	=	$2\left(\lambda_{\rm mp}^{\rm DD} + \lambda_{\rm opd}^{\rm DD} + n_{\rm ocd}^{\rm DD} \lambda_{\rm ocd}^{\rm DD}\right)$
k _{7,15}	=	$2\left(\lambda_{\rm mp}^{\rm DD} + \lambda_{\rm opd}^{\rm DD} + \lambda_{\rm ocd}^{\rm DD}\right)$
k _{14,6}	=	$\mu_{ m ot}$
k _{15.7}	=	$\mu_{ m ot}$

The transitions from the first dangerous failure to the system failing to function are given by:

$$\begin{aligned} \mathbf{k}_{6,20} &= & 2\left(\lambda^{\mathrm{DU}}_{\mathrm{mp}} + \lambda^{\mathrm{DU}}_{\mathrm{opd}} + \mathbf{n}_{\mathrm{ocd}}\lambda^{\mathrm{DU}}_{\mathrm{ocd}}\right) \\ \mathbf{k}_{7,20} &= & 2\left(\lambda^{\mathrm{DU}}_{\mathrm{mp}} + \lambda^{\mathrm{DU}}_{\mathrm{opd}} + \lambda^{\mathrm{DU}}_{\mathrm{ocd}}\right) \end{aligned}$$

λ^{DU}_{opd}	=	Dangerous undetected failure rate of digital output microprocessor
λ^{DD}_{opd}	=	Dangerous detected failure rate of digital output microprocessor
$\lambda^{DU^{-r}}_{ocd}$	=	Dangerous undetected failure rate of digital output circuit
λ^{DD}_{ocd}	=	Dangerous detected failure rate of digital output circuit

MMPR		MPR Associa 320 King Stre Alexandria, V	ites, Inc. eet ⁄A 22314
Calculation No. 426-001-CBS-01	Prepared By	Checked By	Page 19
States 8, 9, 17, and 1	8-Analog Output	0	

Per Reference 8, each analog output module is triplicated for 3-2-1-0 capability meaning the triplicated input from the main processor requires three faults before a failure condition is reached. Since the probability of failure for the module is third order $(\sim\lambda^3)$, its effect on the mean time to failure can be neglected. The transitions are:

k _{1.8}	=	0
k _{1,9}	=	0
k _{8,17}	=	0
k _{9,18}	=	0
k _{8,20}	=	0
k _{9,20}	=	0
k _{17,8}	=	$\mu_{ m o}$
k _{18,9}	=	$\mu_{ m o}$

State 10-Main Processor

There are triple redundant main processors. State 10 is the failure of one of the three main processors. The transition from the initial state to the intermediate states representing the initial failure of one of three main processors is given by:

 $k_{1,10} = 3 \lambda^{DU}_{mp}$

The transitions from the first failed state to the intermediate state for a detected failure and its subsequent repair are given by:

$$\begin{aligned} \mathbf{k}_{10,19} &= & 2\left[\lambda^{\mathrm{DD}}_{\mathrm{mp}} + \mathbf{n}_{\mathrm{d}} \left(\lambda^{\mathrm{DD}}_{\mathrm{ipd}} + \mathbf{n}_{\mathrm{icd}} \lambda^{\mathrm{DD}}_{\mathrm{icd}}\right) + \mathbf{n}_{\mathrm{a}} \left(\lambda^{\mathrm{DD}}_{\mathrm{ipa}} + \mathbf{n}_{\mathrm{icd}} \lambda^{\mathrm{DD}}_{\mathrm{ica}}\right) + \\ & & \mathbf{n}_{\mathrm{d}} \left(\lambda^{\mathrm{DD}}_{\mathrm{opd}} + \mathbf{n}_{\mathrm{ocd}} \lambda^{\mathrm{DD}}_{\mathrm{ocd}}\right)\right] \\ \mathbf{k}_{19,10} &= & \mu_{\mathrm{ot}} \end{aligned}$$

The transition from the first dangerous failure to the system failing to function is given by:

$$k_{10,20} = 2 \left[\lambda^{DU}_{mp} + n_d \left(\lambda^{DU}_{ipd} + n_{icd} \lambda^{DU}_{icd} \right) + n_a \left(\lambda^{DU}_{ipa} + n_{icd} \lambda^{DU}_{ica} \right) + m_d \left(\lambda^{DU}_{opd} + n_{ocd} \lambda^{DU}_{ocd} \right) \right]$$

MMPR	MPR Associa 320 King Stro Alexandria, V	ates, Inc. eet /A 22314
Calculation No. Prepared By 426-001-CBS-01	Checked By	Page 20

Effects of Common Cause Failures

The effects of dual or triple mode failure is modeled directly as a transition from the initial state to the fail-to-function state. The common cause failure includes two factors. The first factor (p_3) is for the chance of the remaining two channels failing after the first channel fails. Three safe failures or three dangerous detected failures of any channel would cause a spurious trip. The second factor (p_2) is for the chance of a second channel failing after the first fails. Two safe undetected failures would cause a spurious trip. The second factor (p_2) is for the chance of a second channel failing after the first fails. Two safe undetected failures would cause a spurious trip. The common cause failure transition is given by:

$$k_{1,20} = 3 \left(p_2 + p_3 \right) \left[\lambda^{DU}_{mp} + n_d \left(\lambda^{DU}_{ipd} + n_{icd} \lambda^{DU}_{icd} \right) + n_a \left(\lambda^{DU}_{ipa} + n_{icd} \lambda^{DU}_{ica} \right) + m_d \left(\lambda^{DU}_{opd} + n_{ocd} \lambda^{DU}_{ocd} \right) \right]$$

3.3.2 Solution Techniques for Fail-to-Function Markov Model. The effective repair rate includes the repair for detected and undetected safe failures. Detected safe failures can be repaired on-line at a much faster rate. Undetected safe failures can only be repaired after the system is taken off-line for periodic testing. The effective repair rate is determined below. The safe failure rate can be broken down as:

$$\lambda^{\rm D} = C^{\rm D} \lambda^{\rm DD} + (1 - C^{\rm D}) \lambda^{\rm DU}$$

Where:

λ^{D}	=	Dangerous failure rate of a component
λ^{DD}	=	Dangerous detected failure rate of a component
λ^{DU}	=	Dangerous undetected failure rate of a component
CD	=	Fraction of dangerous failures detected by diagnostic coverage

From Reference 5, the Markov model can be solved using the method of differential equations. Note that a similar technique is described in Reference 4.

A 20 \times 20 transition matrix can be formed with each of the transition coefficients determined previously. The matrix diagonal elements (i.e., the probability of staying in the current state) is determined as the negative of the sum of the remaining transitions in a matrix row.

$$k_{i,i} = -\left[\sum_{j=1}^{i-1} k_{i,j} + \sum_{j=i+1}^{20} k_{i,j}\right]$$



probability of being in an intermediate failed state (states 11 through 19) is:



Where:

 μ_{ot} = Repair rate for failures detected by on-line testing

The integral of the above probability in the time domain is:

$$\int P_i(t) dt = \frac{k_{i-9,i} k_{1,i-9}}{\mu_{ot} (k_{1,1} + k_{i-9,20})} \left[\frac{e^{-k_{i-9,20} t}}{k_{i-9,20}} + \frac{e^{k_{1,1} t}}{k_{1,1}} \right]$$

The solution for the probability of being in the state of two dangerous undetected failures (state 20) is a little more complicated.

$$P_{20}(t) = -\frac{k_{1,20}}{k_{1,1}} (1 - e^{k_{1,1}t}) + \sum_{j=11}^{19} \left[\frac{-k_{i-9,20}}{k_{1,1}} + k_{i-9,20}\right] \left[\frac{1 - e^{-k_{i-9,20}t}}{k_{i-9,20}} + \frac{1 - e^{k_{1,1}t}}{k_{1,1}}\right]$$

The integral of the above probability in the time domain is:

$$\int P_{i}(t) dt = -\frac{k_{1,20}}{k_{1,1}} \left(t - \frac{e^{k_{1,1}t}}{k_{1,1}}\right) + \sum_{j=11}^{19} \left[\frac{-k_{i-9,20}k_{1,j-9}}{k_{1,1} + k_{i-9,20}}\right] \left[\frac{t}{k_{i,20}} + \frac{e^{-k_{i-9,20}t}}{k_{i-9,20}^{2}} + \frac{t}{k_{1,1}} - \frac{e^{k_{1,1}t}}{k_{1,1}^{2}}\right]$$

The average probability of failure on demand can be determined using these equations and evaluating the integral between zero and the periodic test interval. The safety availability can be determined from the average probability of failure by:

$$SA = (1 - PFDavg) (100\%)$$





MPR Associates, Inc. 320 King Street Alexandria, VA 22314				
Checked By Julay	Page 25			
	Checked By July			

The following table provides the inputs used in the model for safe failures:

Para	ameter	Value	Reference
Dividit	Processor (n _d)	3	Ref. 1, Sec. 4.2.3.2
Digital Input	Circuits (n _{ied})	0	Note 1
A	Processor (n _a)	2	Ref. 1, Sec. 4.2.3.2
Analog Input	Circuits (n _{ica})	0	Note 1 Ref. 1, Sec. 4.2.3.2
Division	Processor (m _d)	3	Ref. 1, Sec. 4.2.3.2
Digital Output	Circuits (n _{ocd})	m_d) 3 Ker. 1, Sector m_d) 0 No	
	Processor (m _a)	0	Note O
Analog Output	Circuits (n _{oca})	0	Note 2
Power Supplies		2	Note 3
Common Cause	p ₂	0	
Failures	P ₃	0	Note 4

Table 4-1. Inputs to Safe Failure Markov Model

Notes:

- 1. The total failure rate for the entire module (processor plus circuits) is used as the individual processor failure rate. Accordingly, the number of circuits is set to zero.
- 2. The analog output processors, selector circuits, and DACs are triplicated. Per Reference 8, faults in this circuit are third order effects and can be neglected in the Markov model.
- 3. The dual power supplies are modeled explicitly in the Markov model. Two pairs of power supplies are required for the number of modules provided. Consequently, two power supplies are input into the model.
- 4. Common cause failures are assumed to be zero.

MPR		MPR Associates, Inc. 320 King Street Alexandria, VA 22314		
Calculation No. 426-001-CBS-01	Prepared By	Checked By A. Wy	Page 26	

The limiting failure rate data for each module is contained in Appendix A. The included in the data are the ratio of safe to dangerous failures, and the diagnostic coverage for each module.

Appendix B contains the detailed calculations solving both Markov models for the safety availability and the overall availability of the Tricon TMR. The results of the calculations are contained in the following tables.

Periodic Test Interval,	Mean Time to Repair Failures	Mean Time to I a Spurio	Mean Time to Failure due to a Spurious Trip		
months (Note 1)	Detected On-Line, hours (Note 2)	Hours	Years	– Availability	
6		3,379,900	385.8	99.9993%	
12		2,026,800	231.4	99.9988%	
18	24	1,492,100	170.3	99.9984%	
24		1,205,200	137.6	99.9980%	
30		1,026,000	117.1	99.9977%	

Table 4-2. Results of Safe Failure Markov Model

Table 4-3. Results of Failure to Function Markov Model

Periodic Test Interval, months (Note 1)	Mean Time to Repair Failures Detected On-Line, hours (Note 2)	Average Probability of Failure on Demand	Safety Availability
6		7.007 × 10 ⁻⁶	99.9993%
12		4.686 × 10 ⁻⁵	99.9953%
18	24	1.473 × 10 ⁻⁴	99.9853%
24		3.351 × 10 ⁻⁴	99.9665%
30		6.368×10^{-4}	99.9363%

	M	PR		MPR Associates, Inc. 320 King Street Alexandria, VA 22314				
Calc 426-	ulation 001-CB	No. 5-01	Prepared By	Checked By	Page 27			
 Notes to Tables 4-2 and 4-3: Per Section 4.2.3.3.B of Reference 1, and of these periodic test intervals 								
1. Per Section 4.2.3.3.B of Reference 1, ava of these periodic test intervals.			f Reference 1, avail ntervals.	ability calculations are	performed for each			
2.	Per line	Section 4.2.3.3.C o is equal to one day	f Reference 1, the n	nean time to repair a fa	uilure detected on-			
5.	REF	ERENCES						
	1.	EPRI Report T Qualifying a Co Nuclear Power	R-107330, "Generic mmercially Availab Plants," December	c Requirements Specifi le PLC for Safety-Rela 1996.	cation for ted Applications in			
	2.	ANSI/IEEE Std Reliability Anal	/IEEE Std 352-1987, "IEEE Guidelines for General Princi- bility Analysis of Nuclear Power Generating Station Safety HDBK-217F, "Military Handbook, Reliability Prediction o ment," 2 December 1991.					
	3.	MIL-HDBK-21 Equipment," 2 I						
	4.	Goble, W. <i>Cont</i> Research Triang	rol Systems Safety Er gle Park, NC: Instru	valuation and Reliability ment Society of Ameri	, 2 nd Edition. ca, 1998.			
	5.	Triconex Memo Models for the 7 (Attachments in	randum from T. Fre FRICON Controlle Include Draft 12 of IS	edrickson to M. Albers r," dated September 13 SA SP.84.02).	(MPR), "Markov , 1999			
	6.	SINTEF Report	t STF48 F89023.					
7. Factory Mutual Report FMRC J Rates for Modules Used in the T 1999.				I.003003840, "An Estimation of the Failure iconex Tricon 9 System," Volume 2, August				
	8.	Triconex Memore Modeling of the	randum from T. Fre TRICON Version	edrickson to M. Albers 9," dated September 17	(MPR), "Markov 7, 1999.			

MMPR		MPR Associates, Inc. 320 King Street Alexandria, VA 22314				
Calculation No. 426-001-CBS-01	Prepared By	Checked By	Page A-			
	Appendix	A				
FAILURE D	OATA FOR THE MOST LIMIT	TING TRICON TMR MODU	LES			
		-				



		MPR Associates, Inc. 320 King Street Alexandria, VA 22314			
Calculation No. 426-001-CBS-01	Prepared By	Checked By A Wang	Page I		
		0			
	-				
	Appendix	В			
	SOLUTIONS TO MARI	KOV MODELS			
			·		

Calculation 426-001-CB B.1 PU	No. S-01	Prep	ared By		Checked B	v	
B.1 PU		U MAA	time	4	f Wan	ţ	Page E
	RPOSE				C)	
The purpo The solutio Inputs to t	se of this app on technique he model are	pendix is to s s are present taken from	olve the safe ted in Section Section 4 an	e failure and on 3 of the n nd Appendi	l fail to fund nain body of x A.	tion Marko the calcula	ov models. ation.
For a perio	dic test inte	rval of 6 mor	nths, the solu	ution is:			
Mo T	odule ype	Intermediate State	First Failure Rate	Second Failure Rate	Effective Repair Rate	$\lambda_i / (\mu_i + \theta_i)$	$\frac{(\lambda_i \ \theta_i) /}{(\mu_i + \theta_i)}$
TR	ICONEX PRO)PRIETARY	<i>(b)</i>		MTTF Availability	hours 3379852 99.9993%	years 385.83

- <u>.</u> .	XMPR					MPR Associates, Inc. 320 King Street Alexandria, VA 22314			
	Calculation No. 426-001-CBS-01	Pre	ared By		Checked By			Page	B-3
	For a 12 month periodic test interval, the solution is:								
	Module Type	Intermediate State	First Failure Rate λ	Secon Failure F θι	id Rate F	Effective Repair Rate µ	$\lambda_i / (\mu_i + \theta_i)$	(λ _i θ _i) / (μ _i + θ _i)	
						-			
	TR ICONEX PR	OPRIETARY	(b)			MTTF vailability	hours 2026807 99.9988%	years 231.37	
	For an 18 month period	lic test inter	rval, the solu	ıtion is:			-		
	Module Type	Intermediate State	First Failure Rate λ _i	Secor Failure I θ _i	nd Rate I	Effective Repair Rate µ	λ _i / (μ _i + θ _i)	(λ _i θ _i) / (μ _i + θ _i)	, r
L	TRICONEX P	ROPRIETAR	(b)		A	MTTF Availability	hours 1492134 99.9984%	years 170.33	

	XMPR					es, Inc. et 22314	
Calculation No. 426-001-CBS-01	Prop	ared By	N	Checked	Ву 7	Page	B-4
For a 24 month period	ic test interva	al, the solut	on is:				
Module Type	Intermediate State	First Failure Rate λ _ι	Second Failure Rate θ _l	Effective Repair Rate µ	$\lambda_i / (\mu_i + \theta_i)$	(λ _i θ _i) / (μ _i + θ _i)	
For a 30 month period	OPRIETARY-	(b) al, the solution	 on is:	MTTF Availability	hours 1205222 99.9980%	years 137.58	
Module Type	Intermediate State	First Failure Rate λ _i	Second Failure Rate θ _i	Effective Repair Rate µ	$\lambda_i / (\mu_i + \theta_i)$	(λ _i θ _i) / (μ _i + θ _i)	
TRICONEX	PROPRIETAR	Х Ү (b)		MTTF Availability	hours 1026019 99.9977%	years 117.13	

...

MMPR				MPR Associat 320 King Stre Alexandria, V/	tes, Inc. et A 22314
Calculation No. 426-001-CBS-01	Prestar	red By	Cr A	Hecked By	Page B-5
B.3 FAIL TO FUN	CTION MARK	OV MODEL		0	
The transition matrix	for the fail to fu	unction Marko	ov model is:		~
For a periodic test int	erval of 6 mont	$\frac{1}{10000000000000000000000000000000000$	RICONEX PR on is: ated at Time t = 4380 PFDavg afety Availability	OPRIETARY (b)	TR ICONEX PROPRIETARY

--

 MMPR	-			MPR Associate 320 King Stree Alexandria, VA	es, Inc. et \ 22314
 Calculation No. 426-001-CBS-01	Pres.	ared By Urran	Cr	necked By	Page B-6
For a periodic test	interval of 12 mo	onths, the solution P(t) Evaluation Time t = 0 set of the solution of the solu	On is: ited at Time t = 8760 PFDavg ifety Availability ion is:	Average Probability to be in State	TRICONEX PROPRIETARY
	Markov State State From State	P(t) Evalua Time t = 0 Saf	rted at Time t = 13140 PFDavg ety Availability	Average Probability to be in State	TR I CONEX PROPRIETARY

-

			-	MPR Associate 320 King Stree Alexandria, VA	es, Inc. t 22314
Calculation No. 426-001-CBS-01	Propa	red By		Checked By	Page B-7
For a periodic test	interval of 24 mor	ths, the solu	tion is:	0	
	Markov State	P(t) Eval	uated at	Average Probability	
For a periodic test	State From State	time t = 0 sature the solu	PFDavg afety Availability tion is:	to be in State 3.351E-04 99.9665%	TRICONEX PROPRIETARY
	Markov State	P(t) Evalu	lated at	Average	
	State State	o Sat	PFDavg ety Availability	6.368E-04 99.9363%	TR ICONEX PROPRIETARY

WMPR	MPR Associates, Inc. 320 King Street Alexandria, VA 22314
Calculation No. Presared 426-001-CBS-01	By Checked By Page
	Appendix C
POST L)CA AVAILABILITY
	· · · · · · · · · · · · · · · · · · ·

MMPR		MPR Assoc 320 King SI Alexandria,	iates, Inc. reet VA 22314
Calculation No. 426-001-CBS-01	Prepared By	Checked By	Page C-2
		0	······

C.1 PURPOSE

The purpose of this appendix is to calculate the safety availability and overall availability of the Tricon TMR PLC during a two week period after an accident.

C.2 RESULTS

For a two week post accident period, the overall availability is 99.7121%, and the safety availability is 99.9377%. Both of these values are greater than the recommended goal of 99% per Reference 1.

MMPR		MPR Associa 320 King Str Alexandria, V	ates, Inc. eet /A 22314
Calculation No. 426-001-CBS-01	Propared By	Checked By	Page C-3
C.3 DISCUSSIO	N	0	

Post accident environmental conditions are more severe than the usual operating conditions of the Tricon PLC Controller. Per Section 4.3.6.2.A of Reference 1, the following environmental conditions should be considered for a two week post accident period.

50°C Ambient Temperature 95% Relative Humidity

The failure rates for each component are provided in Appendix A. These failure rates are calculated in Reference 7 using the methodology presented in Reference 3. The failure rate calculations use an ambient temperature of 30° C and a benign ground environment. For integrated silicon microcircuits, the failure rate is determined using the following formula:

λ

 $= (C_1 \pi_T + C_2 \pi_E) \pi_Q \pi_L$

(Reference 3)

Where:

λ	=	Failure rate in failures per million hours
C_1	=	Die complexity failure rate
π_{T}	=	Temperature factor
C_2	=	Package failure rate
π_{E}	=	Environmental factor
πο	=	Quality factor
π,	=	Learning factor

Per Reference 3, only the factors π_T and π_E are affected by more severe operating environments; all other factors in this equation remain constant. When the ambient temperature of silicon microcircuits is increased from 30°C to 50°C, π_T increases by a factor of 5. Changing the environment from benign (ground) to mobile (ground) or naval (sheltered) increases π_E by a factor of 8.

From examining the above equation, it is obviously conservative to combine these two factors to determine a maximum possible increase in failure rate. The maximum increase in failure rate is 40. From further examination of Reference 3, the calculated increase in failure rate for microcircuits due to post accident environmental effects bounds the same increase determined for all other types of electronic components found in the Tricon TMR controller.

XMPR	MPR Associates, Inc. 320 King Street Alexandria, VA 22314	
Calculation No. Prepa 426-001-CBS-01	ared By Checked By Page C-4	
C.4 CALCULATION	0	

The overall availability and safety availability for the post accident environment are calculated in the following tables using the same methods outlined in previous sections. All failure rates are conservatively increased by a factor of 40 to account for the higher temperature and more severe environmental conditions present during post accident conditions. The on-line repair rate of 24 hours is unchanged from before. As required by Section 4.2.3.3.F of Reference 1, the availability is calculated for the entire two week period. The calculations are contained in the following tables.

The overall availability is calculated in the following table. Note that the effective repair rates are determined assuming that the undetected failures cannot be repaired for at least the two week post accident period. ____

Module	Intermediate	_ First	Second	Effective		(λ _i θ _i) /
Туре	State	Failure Rate	Failure Rate	Repair Rate	$\lambda_i / (\mu_i + \theta_i)$	(μ _i + θ _i)
		λι	θί	μ		

TR ICONEX PROPRIETARY (b)

	hours	years
MTTF	8313	0.95
Availability	99.7121%	

MMPR		MPR Associate 320 King Stree Alexandria, VA	es, Inc. t 22314
Calculation No. 426-001-CBS-01	Prepared By	Ghecked By Wang	Page C-5
The transition matr are increased by a f	ix for the fail to function Marko actor of 40; all repair rates are u	w model is given below. All fainchanged from previous evaluation	ailure rates uations.
The safety availability of the safety availabili	ity for the two week post accider Markov State P(t) Evaluat State State 0 State State 0 Saf	nt period is calculated below. ted at Average Time t = Probability 336 to be in State	TR I CONEX PROPRIETARY
	·		



TRICONEX PROPRIETARY (attached pages only)

(attached pages deleted in non-proprietary version
--

(a)

Project:	NUCLEAR QUALIFICATION OF TRICON PLC SYSTEM
Purchase Order No.:	ST - 401734
Project Sales Order:	7286

CERTIFICATE OF CONFORMANCE

NUCLEAR QUALIFICATION TEST SPECIMEN

Document No: 7286-542

Revision 0

July 21, 2000

This is to certify that the items listed on the attached pages, as supplied for use in the Nuclear Qualification Test Specimen, met Triconex specifications for standard products produced in accordance with the Triconex Quality Program.

The Nuclear Qualification Test Specimen, as defined in Project documents and drawings, was assembled and inspected in accordance with Sales Order 7286/1388 and applicable drawings. Quality Assurance records for this equipment are on file.

A. Faber **Director, Product Assurance** TRICONEX CORPORATION

Date

21/00

NON-PROPRIETARY MARKUP VERSION

Adjacent letter (a, b, c, d, c, f) corresponds to Triconex proprietary policy categories (ref. 7/17/00 letter to NRC, Affidavit, section 5).

- Areas of proprietary information blanked.

TRICONEX

Project:	NUCLEAR QUALIFICATION OF TRICON PLC SYSTEM
Purchase Order No.:	ST - 401734
Project Sales Order:	7286

MASTER CONFIGURATION LIST (MCL)

Document No: 7286-540

Revision 22

September 29, 2000

NON-PROPRIETARY MARKUP VERSION

Areas of proprietary information blanked.
 Adjacent letter (a, b, c, d, e, f) corresponds to Triconex proprietary policy categories (ref. 7/17/00 letter to NRC, Affidavit, section 5).

	Name	Signature	Title
A pprovals:	Mitch Albers	millit	Project Manager
Approvais.	Gory McDonald	1. Ili Jack Jacob	Nuclear Quality Engineer
	Gary McDollaid	1 Trupul Mr / all /	

Document:	7286-540	Title:	MASTER CONFIGURATION LIST		
Revision:	22	Page:	2 of 18	Date:	9/29/2000

Document (hongo Vistory	
Revision		
0	1	
1		
2		
3		
4		
5		
6		
7		
8	_	
9		
10		
11		
12		
13		
14		
15		
16		
17		
10	-	
18		
19	-	
20		
21		
21		
22		

(a)

TRICONEX

Document:	7286-540	Title:	MASTER CONFIGURATION LIST			
Revision:	22	Page:	3 of 18	Date:	9/29/2000	

<u>1. PROJECT REQUIREMENTS DOCUMENTS- (Current Issue)</u>

Document Description	Document Number	Revision	Date
STP Purchase Order/TOC	ST-401734	Rev 0	12/9/97
		Supplement 1	4/8/98
EPRI Specification	TR 107330	Rev 0	December 1996
			(final report)
Project Directives	(None issued. See		
	Compliance Matrix in		
	Summary Report)		

2. PROJECT QUALITY PLAN

Quality Plan	QPL-01	Rev 3	7/20/99

3. TEST PROCEDURES/DOCUMENTS

PROJECT TEST PROCEDURES					
PROCEDURE NO.	DESCRIPTION	REV. NO.	TCN		
7286-500	86-500 Master Test Plan				
7286-502	System Set-up and Check-out Test	2			
7286-503	Operability Test	2			
7286-504	Prudency Test	2			
7286-506	Environmental Test				
7286-507	286-507 Seismic Test				
7286-508	36-508 Surge Test				
7286-509	Class 1E to Non 1E Isolation Test	0			
7286-510	7286-510 EMI/RFI Test				
7286-513	TSAP Validation Procedure	0			
46992-10	Wyle EMI Test Procedure	В			
46992-20	Wyle Environmental & Seismic Test Procedure	A			

Document:	7286-540	Title:	MASTER CONFIGURATION LIST		
Revision:	22	Page:	4 of 18	Date:	9/29/2000

OTHER PROJECT DOCUMENTS						
DOCUMENT NO.	DESCRIPTION	REV. NO.				
7286-517	TSAP Functional Requirements Specification	1				
7286-518	TSAP Design Specification	1				
7286-519	TSAP Program Listing	4				
7286-520	Simulator Program Description	2				
7286-521	Simulator/EMI Program Description	0				
7286-524	Pre-Qualification Test Report	0				
7286-525	Environmental Test Report	0				
7286-526	Seismic Test Report	0				
7286-527	EMI/RFI Test Report	0				
7286-528	Surge Test Report	0				
7286-529	Class 1E to Non 1E Isolation Test Report	0				
7286-530	Performance Proof Test Report	0				
7286-531	Reliability/Availability Study	0				
7286-532	Failure Modes & Effects Analysis (FMEA)	0				
7286-533	Radiation Hardness Evaluation	1				
7286-534	Tricon System Accuracy Specification	1				
7286-535	Software Qualification Report	1				
7286-536	TSAP V&V Report	0				
7286-537	Software QA Plan	2				
man (5) (
7286-540	Master Configuration List	22				
7006 541						
7286-541	Tricon Test Specimen Description	0				
/286-542	Certificate of Conformance	0				
7296 545	Qualification Summory Descert (Eisel)	1				
1280-343	Quantication Summary Report (Final)		<u> </u>			
41220 1	Write Test Depost Environmental & Coinci-					
41339-1	Wyle Test Report - Environmental & Seismic					
41339-2	wyle rest keport – Elvir resting					

Document:	7286-540	Title:	MASTER CONFIGURATION LIST		
Revision:	22	Page:	5 of 18	Date:	9/29/2000

<u>4. PROJECT DRAWINGS</u>

INTEGRATION DRAWING LIST								
		(All drawings as-built per DRR – 010)						
DRAWING NO.	REV.	DESCRIPTION	REF. DRR					
			I					
Arrangement &								
Wiring								
7286-001 SHT 1								
7286-001 SHT 2								
7286-001 SHT 3	$\left\{ -\right\}$							
7286-100 SHT 1								
7286-100 SHT 2								
7286-100 SHT 3								
7286-100 SHT 4								
7286-101 SHT 1								
7286-101 SHT 2								
7286-102 SHT 1								
7286-102 SHT 2								
7286-103								
7286 200	+							
7280-200	+							
7286 201 SHT 2	+-1							
7280-201 5H1 2								
7286-202 SHT 1	+							
7286-203 SHT 2								
7286-204 SHT 1	+{							
7286-204 SHT 7								
7286-205 SHT 1								
7286-205 SHT 2	+{							
7286-206								
7286-207								
7286-300	11							
7286-301	11							
7286-302	11							
7286-303	11							
7286-304								
7286-305								
7286-306								
7286-307 SHT 1								
7286-307 SHT 2								
7286-308								
7286-309								
7286-310 SHT 1								
7286-310 SHT 2	Ц							

Document:	72	86-540	540 Title: MASTER CONFIGURATION LIST							
Revision:	22		Page: 6 of 18 Date:			: 9/29/2000				
						-				
DRAWING	NO	REV		DESCR	IPTION		REF. DRR			
7286-311			· · · · · · · · · · · · · · · · · · ·							
7286-312		<u></u> +−-								
7286-313		+								
7286-314		+								
7286-315		<u>+</u>								
7286-316										
7286-317										
7286-318										
7286-319		H								
7286-320		<u> </u>								
7286-321										
7286-322										
7286-324 SHT	٢1									
7286-324 SHT	Γ2									
7286-324 SHT	Г 3									
7286-325 SH	Γ1									
7286-325 SHT	Г2									
7286-325 SHT	Г 3									
7286-326 SH	Г 1									
7286-326 SH	Г2									
7286-326 SHT	Г 3									
7286-327 SH	Г 1									
7286-327 SH	Г2									
7286-327 SH	Г 3									
7286-328 SH	Г 1									
7286-328 SH	Г2									
7286-328 SH	Г 3									
7286-329 SH	Γ1	<u> </u>								
7286-329 SH	Г2									
		+								
Functional		+								
7286-430										
7280-431	T 1	+								
7286 432, 50	ні Т 2	+								
7286-432, SH	T 2	+								
7286-432, SH	T 4	+								
7286-432, SH	T 5	+								
7286-433	115	+								
7286-434		+								
7286-435		+								
7286-436 SH	<u>т 1</u>	++								
7286-436 SH	T 2	+1								
7286-436 SH	T 3									
7286-437		11								
7286-438 SH	T 1	11								
7286-438 SH	T 2	11			N.					
7286-439										

Document:	7286-540	Title:	MASTER CONFIGURATION LIST			
Revision:	22	Page:	7 of 18	Date:	9/29/2000	
DRAWING	NO. <u>REV.</u>		DESCR	IPTION		REF. DRR
7286-440 SHT	ſ1					
7286-440 SHT	<u> </u>					
7286-440 SHT	Γ3					
7286-440 SHT	Γ4					
7286-441						
7286-442						
7286-443 SHT	[]					
7286-443 SHT	<u>r 2</u>					
7286-443 SHT	Г <u>З</u>					
7286-443 SHT	Γ4					
7286-443 SHT	Г <u>5</u>					
7286-443 SHT	6					
7286-443 SHT	<u> </u>					
7286-443 SHT	<u> </u>					
7286-443 SHT	<u> </u>					
7286-443 SHT	<u>r 10</u>					
7286-443 SH						
7286-444 SH						
7286-444 SH						
Loop						
7296 521 8117						
7286 521 SH						
7286-532 SHT	Γ <u>2</u> Γ1					
7286-532 SHT						
7286-532 SHT						
7286-532 SHT	<u>г 4</u>					
7286-532 SHT	Г 5					
7286-532 SHT	<u> </u>					
7286-532 SHT	<u>г</u> 7					
7286-532 SHT						
7286-532 SHT	Г 9 — — — — — — — — — — — — — — — — — —					
7286-532 SHT	Г 10					
7286-532 SHT	Γ11					
7286-532 SHT	Г 12					
7286-533 SHT	Γ1					
7286-533 SH	Γ2					
7286-533 SHT	Г 3					
7286-534 SH	Γ1					
7286-534 SHT	Г 2					
7286-535 SH	<u>Г1</u>					
7286-535 SH	Γ2					
7286-536 SH	Г 1					
7286-536 SH	Г2					
7286-536 SH	ГЗ					
7286-537 SH	Г 1					
7286-537 SH	Г 2					

Document:	7286-540	Title:	Title: MASTER CONFIGURATION		Title: MASTER CONFIGURATION LIST			
Revision:	22	Page:	8 of 18	Date:	9/29/2000			
DRAWING	NO. REV.		DESCR	IPTION		REF. DRR		
7286-537 SHT	3							
7286-538 SHT	<u> </u>							
7286-538 SHT	2							
7286-538 SHT	T 3							
7286-539 SHT	<u> </u>							
7286-539 SHT	<u> </u>							
7286-540 SHT	F 1							
7286-540 SHT	ſ2							
7286-540 SHT	Γ3							
7286-540 SHT	Γ4							
7286-540 SHT	Γ5							
7286-540 SHT	6							
7286-540 SHT	Г 7							
7286-540 SHT	Г <u>8</u>							
7286-541 SH7	<u>[1]</u>							
7286-541 SHT	<u>r 2</u>							
7286-542 SHT	Г <u>1</u>							
7286-542 SHT	<u>[2</u>]							
7286-542 SHT	Г 3							
7286-543 SHT	Г 1							
7286-543 SHT	<u>[2</u>]							
7286-543 SHT	<u>Г 3</u>							
7286-543 SHT	<u>Γ4</u>							
7286-543 SHT	<u>[5]</u>							
7286-543 SHT	<u> </u>							
7286-543 SHT	<u> </u>							
7286-543 SHT	<u> 8</u>							
7286-543 SHT								
7286-543 SHT								
7286-543 SH								
7286-543 SHT								
7286-543 SH								
1286-543 SH								
I	L							

(a)

Document:	7286-540	Title:	MASTER CONFIGURATION LIST			
Revision:	22	Page:	9 of 18	Date:	9/29/2000	

5. PROJECT SOFTWARE CONFIGURATION LIST *

ТҮРЕ	IDENTIFICATION	VERSION
PROGRAMMING SOFTWARE	TriStation 1131 (Qualified under this project)	2.0, B215
	TriStation MSW (used for initial TSAP) (1)	
FIRMWARE	TSX	
	IOC	
	СОМ	1
	ICM	
	ACMX	
	NCMX	
	IICX	
	RXM	
	AI/NITC	
	EIAI/ITC	-
	PI	
	EDI	-
	HDI	
	EAO	
	EDO (a)	
	SDO	
	ERO	
	TSDO	
APPLICATION SOFTWARE /TSAP (2)	TSAP-TUT (EMI/RFI, Surge, Iso testing only)	5.0
	TSAP-TUT (All other testing)	4.0
	-	
	l	

*) Software qualified 1E per Qualification Summary Report 7286-545, except as noted

(1) TriStation MSW not qualified for use in 1E applications. Used for test program only.

(2) Not qualified. Application programs only used for the test program.

Document:	7286-540	Title:	MASTER CONFIGURATION LIST			
Revision:	22	Page:	10 of 18	Date:	9/29/2000	

6. MODULE CONFIGURATION DATA *

MODULE TYPE/DESCRIPTION]	
Chassis		
8110 Main Chassis		
8111 Expansion Chassis		
8112 Remote Expansion Chassis		
Additional standard mounting bracket for rear of chassis above		
Power Supply		
8310 High Density Power Module, 115 V] .	
8311 High Density Power Module, 24 VDC		
8312 High Density Power Module, 230 VAC (1)		
Main Processor		
3006 Enhanced Main Processor II, V9, 2 Mb	1	
	1	
Remote Extender		
4210 Remote Extender Module]	
4211 Remote Extender Module]	
]	
Communication		
4119A E. I. C. M., V9, Isolated		
4329 Network Communication Module, V9	1	
4609 Advanced Communication Module]	
Analog Input		
3700A AI Module, 0-5 VDC, 6% Overrange		
3701 AI Module, 0-10 VDC		
3703E EAI Module, Isolated		
3704E HDAI Module, 0-5/0-10 VDC		
]	
Analog Output]	
3805E Analog Output Module, 4-20 mA		
	1,	
*) Modules qualified 1E per Qualification Summary Report 7286-545, ex	cept as noted. See notes next page. (a)	Γ

TRICONEX

Document:	7286-540	Title:	MASTER CONFIGURATION LIST				
Revision:	22	Page:	11 of 18	Date:	9/29/2000		

6. MODULE CONFIGURATION DATA (continued) *

MODULE TYPE/DESCRIPTION	
MODULE ITTE/DESCRIPTION	
Digital Input	-
3501E EDI Module, 115V AC/DC	
3502E EDI Module, 48V AC/DC	
3503E EDI Module, 24V AC/DC	
3504E HDDI Module, 24/48 VDC (24V)	
3505E EDI Module, 24 VDC, Low Threshold	
Digital Output	
3601E EDO Module, 115 VAC	
3603E EDO Module, 120 VDC (2)	
3603T EDO Module, 120 VDC (3603E replacement during Surge test)	
3604E EDO Module, 24 VDC	
3607E EDO Module, 48 VDC	
3611E SDO Module, 115 VAC (3)	
3623 SDO Module, 120 VDC	
3624 SDO Module, 24 VDC	
Pulse Input	_
3510 Pulse Input Module	
	4
Thermocouple	4
3706A NITC Input Module	4
3708E ITC Thermocouple Input Module	-
Palay Output	-
2636R FRO Module N.O. Simpley	4
SUSOR ERO Module, N.O., Shiplex	-
Miscellaneous]
8105 Blank Module Panel	
8107 Seismic Balance Module	
*) Modules qualified 1E per Qualification Summary Report 7286-545, exce	ept as noted.

Incomplete qualification on 230 VAC module. EMI and Surge Tests not completed.
 3603E not qualified. Alternate module 3603T qualified.

(2) 3003E not qualified. Antennate module 3003 F qualified(3) 3611E not qualified. Dropped from list during testing.

All modules: See Summary Report for specific qualification envelopes/exceptions.

ſ

Document:	7286-540	Title:	MASTER CONFIGURATION LIST				
Revision:	22	Page:	12 of 18	Date:	9/29/2000		

7. TERMINATION PANELS *

						 ·	 	
	TERM. MODEL							
	2790-310T							
	2750-8							
	2750-8							
	0752 110 **							
	9753-110 **							
(a)								
(/								
	2760-2							
	2756-2							
	2755-6							
	2554-6							
	2852-1							
	2553-6							
	2553-6							
	2652-1							
	9662-610 **							
	2657-1							
	2551-1							
	2651-1							
	9661-910 **							
(a)								
	9661-510 **							
(a)								
;	9661-910 **							
	2658-1							
	2552-6							
			0.110				(a)	
	*) All ETA pane **) Version 9 Te	els 1E qualified pe	r Oualification 9	Summary Report	7786-545	(a)	L	
	j voision 9 10.					/		

Document:	7286-540	Title:	MASTER CON	IST	
Revision:	22	Page:	13 of 18	Date:	9/29/2000

8. STANDARD CONNECTING CABLES *

PART	
NUMBER	
4000016 050 (1)	
4000015-050 (1) 4000015-050 (1)	
1600010-015	
4000056-099	
4000056-006	
<u>CS5020 (AMP)</u>	
4000093-310	
4000093-510	
4000094-110	
4000094-110	
4000094-110	
4000094-310	
4000103-510	
4000104-110	
4000104-210	
4000104-310	
4000104-310	
4000111-110	
4000115-210	
4000115-310	
4000116-510	
4000117-110	
4000118-510	
4000118-510	
4000118-510	
4000118-510	
4000118-510 4000118-510	

*) Connecting cables qualified 1E per Qualification Summary Report 7286-545, except as noted.
 (1) Passed tests, but not considered 1E service connection.

(a)

Document:	7286-540	Title:	MASTER CONFIGURATION LIST		
Revision:	22	Page:	14 of 18	Date:	9/29/2000

9. RTD TERMINATION PANEL SIGNAL CONDITIONERS *

RT NUMBER	
00024-010	
600024-020	
600024-030	
600024-040	
1600024-050 (1)	
1600024-070 (1)	
*) Signal Conditioners qu	alified 1E per Qualification Summary Report 7286-545, except as noted.
(1) Not qualified. Not	it specifically tested.

(1) Not qualified. Not specifically tested.

<u>10. THIRD PARTY/INTEGRATION MATERIALS REQUIRING TRACEABILITY</u> **

INTEGRATION COMPONENTS/MATERIALS							
DESCRIPTION	IPS/Part N	o. S. N.					
24 VDC Power Supply		·	(b,				
(Reference Dwg. 7286-10							
24 VDC Power Supply							
(Partially tested in conj							
of, the TRICON Test Specimen being qualified)							
**) Incomplete qualification on Lambda Power Supply. EM	II and Surge Tests not	completed.					
	(a)						

TRICONEX

Document:	7286-540	Title:	MASTER CON	FIGURATION L	IST	
Revision:	22	Page:	15 of 18	Date:	9/29/2000	

.

<u>11. TEST SPECIMEN VERSION:</u> TRICON V9.3.1

(a)

Document:	7286-540	Title:	MASTER CO	NFIGURATION	LIST		
Revision:	22	Page:	16 of 18	Date:	9/29/2000	(a)	
						1-2	

	•		
:			

Document:	7286-540	Title:	MASTER CON	FIGURATION L	IST	
Revision:	22	Page:	17 of 18	Date:	9/29/2000	

	· · · ·		
 		·····	

Document:	7286-540	Title:	MASTER CONFIGURATION LIST		
Revision:	22	Page:	18 of 18	Date:	9/29/2000

(a)	